


CS315-02 Processor Decoding

Lab 05 - RegFile, ALU




$$\text{word_addr} = \text{byte_addr} / 4$$

$$\text{word_addr} = \text{byte_addr} \gg 2$$




8 bit addr


means the ROM
can hold $2^8 = 256$
instruction words

Memory




byte addr to word addr






Instruction Memory




Decoding

- Reg Decoder
- Imm Decoder
- Inst Decoder


Reg Decoder




hint: one splitter



Imm Decoder



S type



How to implement sign extender with a splitter

